To reduce the reset voltage and thus leakage current of the cross-point architecture of phase change memory (PCM), a type of 1S1R cell hierarchy with reconfigured electrode capping around the phase change material is explored in this paper. The electro-thermal behavior during the RESET phase transition is mimicked using a finite element model. Results indicate that the temperature distribution, potential drop and current density across the active region can be reshaped. Especially, the process of temperature evolution for phase transition is accelerated and thus the PCM cell can be reset under a lower voltage, e.g., from 2.2 V to 1.2 V for our typical configuration with a GST width of 40 nm and heater width of 20 nm. As a result, the lower RESET voltage decreases the leakage current and power consumption, potentially leading to an increased integration level for cross-point PCM.
I. INTRODUCTION
Phase change memory (PCM) is currently one of the most promising candidates for the next generation of nonvolatile memories, due to its advantages of fast data shuttling, good scalability, long endurance etc. [1] - [3] . However, challenges in down-scaling and the integration density of PCM still exist [3] , [4] , mainly due to the high temperature needed to melt the active region in the RESET phase transition process from the low-resistive crystalline state to the high-resistive amorphous state. As a consequence, the former so-called 1T1R (one transistor one resistance) architecture based on MOSFET gating can no longer provide ample reset current Ireset due to the increasing level of PCM integration along with the down-scaling process.
Therefore, in recent years, much more attention has been given to alternative 3D integration [5] , which has become the most promising solution for integration density. In current cross-point architecture, two-terminal selectors are used instead of a MOSFET and BJT. Such two-terminal selectors can be stacked right on PCM cells via the so-called 1S1R (one selector and one resistance) architecture with no need to share the Si substrate, so as to finally achieve much higher density of 4F 2 than that of 1T1R structure (12F 2 ). However, different from the current control of MOSFETs or BJTs, the two-terminal selectors work in series with storage elements by voltage control [6] , [7] , thus enabling ample RESET current for the PCM cell. The V/2 or V/3 scheme for voltage control in the promising 1S1R architecture [8] suffers from inherent leakage current, which becomes a key challenge for the large-scale integration of PCM, and in return, puts stringent requirements on the nonlinear behavior of the selector. The selector performance therefore becomes the main concern for the integration density of PCM, and tremendous attempts have been made to improve the nonlinearity to suppress the off-state current leakage. Although the nonlinearity of selectors has been improved fundamentally by different device mechanisms [9] - [13] , structures [14] or material compositions [15] , [16] , they are still far from ideal for large array integration of PCM. Recently, tailoring OTS property of the phase change material by doping engineering also shows great potential to improve the performance of the "selector" part of 1S1R [17] .
In this work, we aim to ease the burden on selectors and thus further reduce the RESET voltage as well as the leakage current by working on the storage element in the middle rather than the two-terminal selectors. The capping electrode in the PCM cell architecture is reconfigured for a lower RESET voltage, which potentially reduces the current leakage and eases the burden on selectors. Previously, similar capping structures were also used to surround the electrodes of the storage element, but instead, dielectric material was used to reduce thermal diffusion [18] or prevent the oxygen permeation [19] . In our scheme, however, the reconfigured metal electrode is used to directly wrap around the storage element of the phase change material to lower the operation voltage with further condensed potential distribution and current density. Intrinsically, our model is based on a different mechanism from that of other methods that lower the voltage also by working on the heating electrodes [20] , [21] . Compared to the "mushroom" active region in conventional storage cell, the active region inside our model is squeezed and relatively flattened by reshaping the potential distributions using the middle "capping" electrode, which thus lower RESET voltage and power consumption. The electro-thermal process during the crystalline to amorphous phase change is simulated and compared with that in a conventional case using the finite element analysis. Results validate that the wrapping electrode architecture potentially accelerates the thermal evolution with higher temperatures across the active region compared to those by the ordinary planar electrode, thus leading to lower RESET voltage and reduced leakage current, as well as the increased integration density for the cross-point PCM architecture.
II. SCHEME AND ANALYSIS MODEL
As shown in Fig. 1(a) , a typical OTS-based cross-point PCM cell is currently configured in a multi-level hierarchy including the 1S part of the OTS layer, the phase change materials, the heater, and the top, middle and bottom electrodes as well as the insulating material of silicon dioxide surrounding the whole model cell. The OTS layer works similar to a MOSFET, and the 1R region can be only read or written when the operation voltage exceeds the OTS threshold voltage. The 1S1R combination in Fig. 1(a) is modified here to equalize the volume of the phase change material in different architectures.
Instead of optimizing the OTS part and its threshold behavior, the 1R part is structurally reconfigured here. Differing from a current scheme that covers the 1R region of the phase change materials [22] , [23] using a planar electrode layer above, our scheme rearranges the middle electrode to enwrap the 1R region, shown in Fig. 1(b) . In contrast, such a capping structure of the electrode tends to redistribute the potential drop, current density and the temperature gradient across the 1R region. As a result, varied temperature distribution directly affects the phase change behavior, i.e., a higher temperature under the same voltage can accelerate the RESET phase change, or the crystalline-toamorphous transition can then occur under a lower RESET voltage.
To verify its validity, a 3D electro-thermal model was analytically built based on the following equations: For the sake of comparison, 3D models of the 1R parts for both configurations are separately extracted, as shown in Fig. 1 (c) and Fig. 1(d) . Different colors denoting the metal electrode, phase change materials of Ge 2 Sb 2 Te 5 (GST) and the heater, and the properties of those materials are listed in Table 1 and cited from [24] . In our model cell, the initial temperature is set to be 298 K, and the external boundary is assumed to be electrically and thermally isolated for the SiO 2 inclusions. Further, temperatures of the middle and bottom electrode are also assumed to remain constant at a room temperature of 298 K on the condition of thorough heat exchanges with external ports. To practically compare the behaviors of thermal conduction of both models, open boundary condition is also used later in Section IV. As the stimuli of the input, a rectangular-wave voltage pulse is applied between the middle electrode and the bottom electrode.
To ideally mimic the RESET process, the temperature threshold is predefined as 900 K (melting point) to trigger the RESET phase change process, and the initial GST is assumed to be fully crystallized. Anytime when the GST temperature rises to the melting point or above, we assume the corresponding GST region undergoes the phase transition and tends to become amorphous and high-resistive. Therefore, RESET for the whole 1R part can be feasibly defined the following way: as long as the temperature of the top surface of heater in contact with the GST rises up to 900 K or above, followed by an adequate quench, there exists a full coverage of a certain thin layer of amorphous GST on top of heater surface after the RESET phase transition, so a low-resistance route between the heater and the middle electrode no longer exists.
III. THE THERMAL PROCESS DURING PHASE TRANSITION
First, to probe into the thermal behaviors of both PCM cell configurations in Fig. 1 , the temperature distributions inside the GST body were extracted and analyzed after calculations by the finite element method. For both cases, the same voltage pulse with an amplitude of 1.8 V (high level duration) was applied first as the input stimuli, as shown in Fig. 1 
In principle, the temperature inside the GST body, or specifically, the interested active region, rises up to its maxima immediately when the voltage pulse attains its high level.
Then the spatial temperature distribution at any time of the high level duration of the voltage pulse, especially that at and across the heater surface, can be extracted and used to estimate if phase transition or RESET would occur as defined above. Apparently, from the extracted results in Fig. 2 , the same voltage (1.8 V) produces a much higher temperature inside the whole GST body in our model ( Fig. 2(b) ) than it does in the conventional model ( Fig. 2(a) ), with a peak value of 2330K and 1110K, respectively. Further, both cases also show distinctly different sizes of temperature regions above 900 K, as can be seen from the blue isotherm in Fig. 2 (a) and the yellow isotherm in Fig. 2(b) . So in our case, the heater surface is fully surrounded by the temperature region above 900 K (or even the region above 1400 K, as seen from the light blue isotherm in Fig. 2(b) ), to make "RESET" occur, which is impossible in the conventional model, since the temperature region above 900 K cannot fully cover the heater surface, as shown in Fig. 2(a) .
For direct comparisons, profiles of the temperature maps at different heights (z positions) above the heater surface along the direction of the x-axis are extracted for both models, as shown in Fig. 3 . As can be seen, the structural symmetry leads to a symmetric temperature distribution along the x-axis. While in the direction of z-axis, the temperature rises rapidly towards the original point (see Fig. 1 ) at the center of the heater surface. Similarly, Fig. 3 shows that our configuration induces a much higher temperature in the core region than the conventional configuration when driven by the same voltage (1.8 V). For an instance, the peak temperature that locates at the profile of z = 5 nm, e.g., the point of (0, 0, 5) in our scheme, rises up beyond 2200 K, while that in the conventional model only remains at less than 1500 K. Further, the temperature peak in our case decreases more gently within a wider range of −10 nm < x < 10 nm, which is inside the range of heater width. Therefore, our model proves more efficient in producing and taking advantage of thermal energy inside the core region. Moreover, it can also be seen from temperature distribution that active region of our "capping" structure is relatively more flattened in comparison with the conventional "mushroom" structure. This in turn accelerates the RESET of the PCM. As we know, the electric conductivity of a-GST is lower than c-GST by more than two orders of magnitude. Once the heater surface is covered by a thin layer of amorphous GST, then no lowresistance route exists and thus the operation of RESET is completed. Therefore, a relatively more flattened amorphous region on top of the heater surface intrinsically facilitates the process of RESET and consumes less energy in our model.
To probe into the thermal process of voltage-induced heating and cooling, dynamic temperature changes of critical sampling points in both models are also extracted, shown in Fig. 4 . Here, the temperatures at the edge of the top surface of heater, e.g., (0, 0, ±10), are taken for typical samplings and analyses. In less than 5 nanoseconds, the temperature in our model obviously descends from around 1600 K to 300 K (the blue line in Fig. 4) , while the conventional model shows a temperature descent from around 700 K also to 300 K (the red line in Fig. 4) . Our model appears to produce not only much higher thermal energy or temperature inside the active region of GST body, but also maintains a much higher heating and cooling rate than the conventional architecture, namely 260 K/ns vs. 80 K/ns. Undoubtedly, both the faster temperature rise and descent for heating and quench speeds up the RESET phase transition. 
IV. RESET VOLTAGE REDUCTION
Further, to reveal the relevance between the input voltage and the thermal phase transition, as well as the mechanism of how higher temperature and faster temperature evolution are induced by the reconfigured model, the potential and current density distributions inside the GST body were also analyzed for both cases. Figure 5 shows the extracted images of potential distribution for both models under the same operation voltage of 1.8 V. Obviously, the middle and bottom electrodes solidify the highest potential of 1.8 V and the lowest potential of 0 V, respectively. But in our model, the potential drop is condensed and pulled closer to the heater surface by the reconfigured capping electrode. Therefore, a higher potential gradient across the core active region of the phase change material is produced herein. As is indicated in Eq. (2), more joule heat or thermal energy is produced for a higher potential gradient as well as the corresponding higher electric field within the same spatial range.
For the sake of a detailed current density distribution, both models with varied GST widths are taken into the calculations and comparisons using the same input voltage (1.8 V). The current density in our model with the reconfigured "wrapping" electrode is always higher than that in the conventional model, as shown in Fig. 6 . Further, as can be seen from the top (purple) and bottom (blue) starmarked lines for a GST with a 40 nm width, as well as the middle circle-marked lines (purple and blue) for a GST with a 60 nm width, the current density difference between the two cases obviously increases when the GST width shrinks.
To directly compare the operation voltages for both cases, the RESET voltages for the GST layers with varied widths are obtained as defined in Section II, shown in Fig. 7 . It can be observed that our configuration always needs a lower RESET voltage than the conventional configuration when the GST widths vary in the range of 40-70 nm. Moreover, the reduction of RESET voltage becomes more prominent for a smaller GST width. It can therefore be inferred that the RESET voltage reduction becomes less obvious if the GST width is much larger than the heater width. Nevertheless, in the case of comparable size, such as a GST width equivalent to 40 nm and heater width of 20 nm, the RESET voltage of the conventional scheme is 2.2 V, but our model reduces it to 1.22 V. An approximate 1V voltage reduction is accomplished in this configuration.
To better illustrate the effect of voltage reduction to power consumption, I-V values were extracted under the simple 3D electro-thermal model with constant resistivity for GST near the melting point for the RESET phase change. As shown in Fig. 8 , phase change cells with varied widths of 40 nm and 70 nm were included and the critical point (V 0 , I 0 ) shows the threshold I-V value to reset PCM cell. Otherwise, the remaining (V, I) points are far from the RESET region or the melting point. By comparing critical points in both cases, not only the voltage is reduced by our model but also the operation current becomes slightly lower than conventional cell. In the typical 1S1R setup, the OTS selector works in series with PCM cell and thus have the same current. To finish Reset operation, the lowest voltage for conventional PCM cell with OTS selector is (V 2 + V 4 ), while that of our (0, 0, 0), (0, 0, 5) and (0, 0, 25) as well as that of the external point at the boundary surface for both models respectively. model reduces to (V 1 + V 3 ), shown in the inset of Fig. 8 . As a result, the power reduction by PCM model (δ = V 2 − V 1 ) and the OTS selector (δ = V 4 − V 3 ) together achieves much lower voltage for the whole 1S1R hierarchy. Once the overall voltage decreases, the leakage current under V/2 or V/3 can be reduced as well, which in turn relieve the requirements on the "selector" part of 1S1R.
Finally, to directly compare the thermal processes of both cases, the dynamic temperature changes during RESET phase transition are also extracted under the conditions of constant temperature and open boundary respectively. Shown in Fig. 9 , for the condition of constant temperature (298 K), the RESET voltages in conventional model and our model are extracted as 2.2 V and 1.22 V, which then becomes 1.64 V and 1.03 V respectively for the open boundary condition. In the latter case, even the lower voltage of 1.03 V is used for RESET (the triangle-marked green solid line), our model still maintains obviously higher temperature in heating and faster rate of cooling than the conventional model (the starmarked orange dotted line). Even in the former case, both models show almost the same temperature trace and equivalent heating & cooling rate, but under distinctly different RESET voltages of 2.2 V (the red dotted line) and 1.22 V (the blue solid line). The minor differences of temperature rise under different conditions, i.e., the trace of green line before 700 K vs. that of the blue line before 850 K, lie that lower voltages are always used for open boundary condition, e.g., 1.03V vs. 1.22V in our capping model. But the main point here is our model maintains much lower RESET voltages under either condition.
V. DISCUSSIONS ON THERMAL CONDUCTION
In addition, to practically probe into the effect of capping electrode to the thermal conduction, temperature evolutions at different sampling points are extracted and compared for both models under the condition of open boundary. For generality, three points inside the internal GST region, e.g., (0, 0, 0), (0, 0, 5) and (0, 0, 25) are sampled, as well as an extra point locating at the external boundary surface. The first two points are located in the core of GST, and the third point (0, 0, 25) is inside GST but far from the core region. For the simulations, the above RESET voltages (i.e., 1.64 V and 1. 03 V for the open boundary condition) are used to produce the same temperature (900 K) for both models at the edge of heater surface as defined in Section II, as is also shown in Fig. 9 .
Basically, for the three internal points (0, 0, 0), (0, 0, 5) and (0, 0, 25), the temperature starts to cool down and gradually stabilizes upon the power removal at 10 ns, shown in Fig. 10(a) , (b) and (c) respectively. Figure 10(d) shows the temperature evolution of the external point at the boundary surface (silicon dioxide). In Fig. 10(a) , our model with the RESET voltage of 1.03 V shows the temperature descent of the central point (0, 0, 0) from 1040 K to 520 K, while the blue dashed line shows the temperature descent in the conventional model from 1100 K to 620 K with almost the same trend. For the first two internal points inside the core of GST region in Fig. 10(a) and (b), our model shows higher rate of cooling from 10 ns to 11 ns and slightly lower peak temperatures due to lower voltage. Also, for the third internal point of (0, 0, 25) and the external point, our model maintains much lower temperatures due to the lower operation voltages, shown in Fig. 10(c) and (d) . So, the slight difference in cooling and the peak temperature distributions directly demonstrate the difference in thermal conduction, which is contrarily beneficial to trigger the process of quench and phase change. And a lower temperature at the external surface in our model induced by lower operation voltage is then beneficial to buffer or eliminate the thermal interference that may exist between adjacent PCM cells.
In summary, our model with the reconfigured electrode can feasibly reduce the RESET voltage without sacrificing the speed of heating and quench (even faster) for phase transition of GST. Along with the shrinking feature size of the PCM cell, especially in consistency with the down-scaling CMOS integration, more and more prominent reduction of the RESET voltage for the OTS-based 1S1R architecture is expectable. For the proof-of-concept demonstration and comparisons, both models are defined referring to the similar-sized OTS-based PCM device reported in [22] . As a result, our scheme with the reconfigured electrode for the cross-point PCM cell is potentially applicable for future PCRAM integration upon the increasingly stringent performance requirements, e.g., leakage current, power consumption etc., due to its consistency and compatibility with the down scaling CMOS process.
VI. CONCLUSION
In order to primarily reduce the leakage current and power consumption of the cross-point PCM array, we explored a PCM cell of 1S1R combination with a reconfigured middle electrode that wraps around the phase change materials. In this manner, a lower RESET voltage is achieved to ease the burden on the OTS layer for ultra-high nonlinearity. The finite element method is used to mimic the electro-thermal behavior and verify the validity of the proposed scheme. Results show that the voltage reduction becomes more prominent when the widths of the phase change element and electrode are comparable. Along with the reduced RESET voltage for memory operation, lower leakage current can be potentially expected, which is critical for memory integration. For experimental verification on our model, a process with indeed relatively higher complexity than the conventional model is to be developed for a prototype of our PCM model. 
